Abstract. As the technology scales into deep submicron regime, accurate estimate of interconnect parasitics has become one of important factors on path delay calculation. Design Compiler Topographical technology leverages the Synopsys physical implementation solution to derive the "virtual layout" of the design, thus the tool can accurately predict and use real net capacitances instead of statistical net approximations based on wire load models (WLM). A synthesis method based on WLM mode and topographical mode for 8051 micro-controller in 90 nm technology is presented in this paper. Results show that the Design Compiler Topographical technology can accurately predict post-layout timing and ensure closed correlation to the final physical design.
Introduction
In ultra-deep submicron designs, interconnect parasitics have a major effect on path delays, thus accurate estimates of resistance and capacitance are critical in IC physical design [1] . Traditionally, Wire Load Models (WLM) are used to estimate the effect of wire length and fanout on the resistance, capacitance, and area of nets during RTL synthesis [2] . However, they are difficult to be compatible with modern process due to the probably of over-estimate or under-estimate. Design Compiler Topographical (DCT) technology provides solution to accurately predict post-layout timing, area, and power during RTL synthesis using the "virtual layout" of the design. This approach eliminates the need for overconstraining the design or using optimistic wire load models in synthesis. The accurate prediction of net capacitances drives Design Compiler to generate a netlist that is optimized for all design goals. It also results in a better starting point for physical implementation.
Design Compiler Topographical Technology
Design Compiler topographical synthesis performs placement-driven design mapping and optimization in order to achieve high quality of results (QoR), tight correlation between Design Compiler and IC Compiler, and improved routing [3] . It uses Synopsys' placement and optimization technologies to drive accurate timing prediction within synthesis, ensuring closed correlation to the final physical design.
Two-pass topographical synthesis flow.
Design Compiler topographical mode to IC Compiler is a two-pass flow. Initial synthesis with default physical constraints is performed during the first pass in order to generate the initial netlist. Synthesis with actual floorplan is performed during the second pass. Table 1 and Table 2 describe the inputs and outputs in topographical mode. 
Using Design Compiler Topographical Technology
Based on 8051 micro-controller in 90nm technology, we perform synthesis with Design Compiler in WLM mode and topographical mode separately. 3.1 Basic synthesis flow. Table 3 . Basic synthesis flow WLM DCT dc_shell dc_shell -topographical set search_path "$search_path ./libraries" set link_library "*max_lib.db" set target_library "max_lib.db" create_mw_lib -technology $mw_tech_file -mw_reference_library $mw_reference_library $mw_lib_name open_mw_lib $mw_lib_name read_verilog rtl.v source top_constraint.sdc set_wire_load_model -name "10x10" extract_physical_constraints floorplan.def compile compile_ultra report_constraints change_names -rules verilog -hierarchy write -format ddc -hierarchy -output top_synthesized.ddc Scripts that perform the basic synthesis flow in WLM mode and in topographical mode are showed in Table 3 .
As we can see from Table 3 , the most significant difference in WLM mode and topographical mode is that the former uses wire load models in logic library while the later uses floorplan or physical constraints instead.
Analysis of synthesis results.
Once synthesis is finished, we need to check the quality of results (QoR) by variable reports including timing, area, power, and so on. Table 4 lists timing report in WLM mode and topographical mode. In order to analyze and optimize timing effectly, timing paths are divided into path groups based on the clock controlling the endpoint [4] . They are clk, in2reg, reg2out and in2out. Compared the timing report in these two modes, the number of violated paths are less and the worst negative slack is much smaller in topographical mode than in WLM mode. Table 5 shows that the area and power in topographical mode become larger due to the compromise with the better timing results. Actually, Design Compiler topographical technology provides physical tools with more realistic results ensuring correlation and predictability.
Summary
This paper presents the Design Compiler Topographical technology and compares the results of synthesis in WLM mode and topographical mode. The results proves that the Design Compiler Topographical technology can accurately predict post-layout timing and lead to better correlation to the final physical design.
